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or shuffle exchange network were fully connected and 
one more host was to be added, an additional 2" nodes 
or k*2&-1+2&switches would be needed for these to- 
pologies respectively. Such scalability can be very ex- 
5 pensive in terms of the additional hardware required in 
complex ContrOller in the data Path. 
NON-BLOCICING CROSSBAR PERMUTATION 
ENGINE WITH CONSTANT ROUTING LATENCY 
ORIGIN OF THE INVENTION 
formance of work under a NASA contract. and is sub- 
The invention described herein was made in the per- addition to the increased Switching latency Of another 
SUMMARY OF THE DISCLOSURE ject to the provisions of Public Law 96-517 (35 USC 202) in which the Contractor has elected not to retain 
title. 10 The invention is embodied in an NXN crossbar for 
BACKGROUND OF THE INVENTION 
routing packets from, a set of N input ports to a set of N 
output ports, each packet having a header identifying 
1. Technical Field one-of the output ports as its destination. The invention 
The invention is related to crossbar switches for ap- includes plural individual links which carry individual 
packets, each link having a link input end and a link 
2. Background Art output end, a plurality of switches, each of the switches 
The current state of crossbar technology often relies having at least top and bottom switch inputs connected 
on the use of a global electronic controller to route to a corresponding pair of the link output a d s  and top 
Packets through a switching network and resolve and bottom switch outputs connected to a correspond- 
packet contention problems. Such a scheme has the 2o ing pair of link input ends, whereby each switch is con- 
drawback of requiring a complicated electronic Control nected to four different links. && of the switches has 
m~~h-m in the data Path. This configuration not O d Y  an exchange state which routes packets from the top 
constricts switching speed but also the Scalability of the and bottom switch inputs to the bottom and top switch 
crossbar due to the Of the A outputs, respectively, and a bypass state which routes 
multistage interconnection network WIN), such as a 25 packets from the top and bottom switch inputs to the 
Or exchange can be top and bottom switch outputs, respectively. A plural- 
ity of individual controller devices govern respective 
of the switches by sensing from a header of a 
' O n f i P  30 tion output port of the packet and selecting one of the 
exchange and bypass states in accordance with the iden- 
tity of the destination output port and in accordance 
with the location of the corresponding switch relative 
In one embodiment, the plurality of individual links 
are connected between nearest neighbors of the 
plication in optical communication networks. 
to increase the network much beyond the 
number of I/O ports of a given crossbar. A crossbar is 
from any input to any Output A 
ration is formed by cascading several crossbars to pro- 
vide an indirect connection between any input of one 
crossbar to any output of another crossbar. 
points or 
nodes, and lines with arrows joining them as links, a 35 to the destination Output port. 
directed &raph is where the arrows on the links 
designate the direction of data flow. Depending On the 
network are realized. Referring to the hypercube topol- 40 device includes a device for selecting an exchange state 
ogy of FIG. 1, two nodes 100, 110 are joined via a whenever the packets at the switch inputs would not be 
bidirectional link 115 which mespne input and one precluded from reaching their destination output ports 
output port from each node 100,110. The dimensional- by setting the switch to the exchange state. In a further 
ity of a given hypercube is just the number ofbidirec- embodiment, the N input ports are those of the link 
tional m / n e x t  neighbor nodes connected to a given 45 input ends not connected to switches and constituting 
node, where the binary address of a next neighbor node one end ofthe Crossbar and the N output Ports are those 
differs in only one bit position from that of the given Of the link Output ends not connected to switches and 
node address. For an n- 1 dimension hypercube, each constituting another end of the crossbar. 
node is an n x n  crossbar to accommodate a total of In a preferred embodiment, each controller device 
2"- 1 nodes, where the nth I/o ports of the crossbar are 50 includes a device for assochting the Output ports with a 
CoMected to the host device. situation is illustrated Set Of COnSeCUtiVe numbers, a device for associating 
for a 3-dimensional hypercube in FIG. 1. each of the links with the number of the output port in 
In contrast to the hypercube topology, a shuffle ex- the direct path thereof as a link label. The controller 
change network of the type illustrated in FIG. 2 is uni- device determines a fust value equal to the absolute 
directional a d  requires only 2 x 2  crossbars/s~tches 55 value of the difference between the link label corre- 
200, or 2-input/2-output bypass/exchange switches, sponding to the top switch output and the number of the 
with data coming into the left side of the network and destination output part of a particular packet at an input 
undergoing a shuffle operation between switch stages port of the switch, and a second value equal to the 
210, 220. Each stage 210, 220 of a k-stage shuffle ex- absolute value of the difference between the link label 
change network, has 2k-12x2 switches 200 (for a total 60 corresponding to the bottom switch output and the 
of k*2k-1 switches) with 2kpackets incident on the first number of the destination output port of the particular 
stage 210. After k switch stages, the 2kpackets are reor- packet. A first routing device routes the particular 
ganized into the desired output positions. FIG. 2 shows packet to the top switch output if the first value is less 
a 3-stage (k=3) omega/shuffle exchange network. than the second value and routes the particular packet 
While these schemes provide scalability of the network, 65 to the bottom switch output if the second value is less 
the hypercube topology scales as 2 n  where n is the num- than the first value. The controller device further in- 
ber of nodes, while the number of shuffle exchange cludes a second routing device for (I) forbidding a 
switches scales as k*2k-for 2k inputs If the hypercube switch bypass state if (a) the packet is at the bottom 
a switching matrix in which a can be made packet at a& switch input the identity of the destina- 
By defining the crossbars as 
interconnection of the crossbars, different MIN topolo- switches, whereby ofthe overlaps any others 
gies such as a hypercube or an omega/Shu& exchange of the links. In another embodiment, each controller 
5.377,182 
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switch input and if @) the destination number is greater 
than the l a  label corresponding to the bottom switch 
output and for (II) forbidding a switch bypass state if 
the packet is at the top switch input and the destination 
number of less_than the link label corresponding to the 
top switch input. 
In a related embodiment, the controller device fur- 
ther includes a device for forbidding the exchange state 
of the switch if packets at the top and bottom switch 
inputs cause the first and second routing devices to 
select the same switch output for both packets contem- 
poraneously. 
Preferably, the links are characterized by a uniform 
delay along the lengths thereof and the switches are 
characterized by a uniform delay therethrough. The 
plurality of links form a planar mesh having top and 
bottom edges, the crossbar further including delay ele- 
ments each having the same delay as the switches, each 
delay element connecting a link input end to a link 
output end at a corresponding edge of the mesh. Each 
of the links lies along a diagonal path and the switches 
and the delay elements lie at points of intersection of 
different diagonal paths. 
In accordance with one implementation of the inven- 
tion, the device for selecting includes a device for com- 
paring the destination output port number of a packet at 
each of the top and bottom switch inputs with a prede- 
termined set of numbers prescribed for the particular 
switch and for generating an up signal upon a match and 
a down signal otherwise for each of the packets and a 
device for selecting the exchange state unless there are 
two up signals or two down signals. This implementa- 
tion further includes a device for holding each of the 
switches in one of the exchange and bypass states se- 
lected by the controller device thereof until an entire 
packet has traversed the crossbar. 
The invention is also embodied in a non-blocking 
crossbar, including at least a pair of cascaded permuta- 
tion engines, each of the permutation engines including 
an NXN crossbar for routing packets from a set of N 
input ports to a set of N output ports, each packet hav- 
ing a header identifying one of the output ports as its 
destination. A plurality of individual links carry individ- 
ual packets, each link having a link input end and a link 
5 
10 
15 
20 
25 
30 
35 
40 
45 
output end. The invention further includes a plurality of 
switches, each having at least top and bottom switch 
inputs connected to a corresponding pair of the link 
output ends and top and bottom switch outputs con- 
nected to a corresponding pair of Sink input ends, 
whereby each switch is connected to four different 
links. Each of the switches has an exchange state which 
routes packets from the top and bottom switch inputs to 
the bottom and top switch outputs, respectively, and a 55 
bypass state which routes packets from the top and 
bottom switch inputs to the top and bottom switch 
outputs, respectively. A plurality of individual control- 
ler devices govern respective ones of the switches by 
sensing from a header of a packet at each switch input 60 
the identity of the destination output port of the packet 
and selecting one of the exchange and bypass states in 
accordance with the identity of the destination output 
port and in accordance with the location of the corre- 
sponding switch relative to the destination output port. 65 
Also, the output ports of one of the permutation engines , , 
are connected to respective ones of the input ports of 
the other of the permutation engines. 
50 
4 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a simplified diagram of a three-dimensional 
hypercube network of the prior art. 
FIG. 2 is a simplified diagram of a three-stage ome- 
ga/shuffle exchange network of the prior art. 
FIG. 3 is a simplified diagram illustrating a five-input 
permutation engine in accordance with an embodiment 
of the invention. 
FIG. 4 is a simplZied diagram illustrating a six-input 
permutation engine in accordance with a preferred 
embodiment of the invention. 
FIGS. 5A and 5B illustrate the function of a 2 x 2  
switch employed in the permutation engines of FIGS. 3 
and 4 in the bypass and exchange states, respectively. 
FIGS. 6A and 6B are connectivity graphs corre- 
sponding to the permutation engines of FIGS. 3 and 4 
respectively. 
FIGS. 7A, 7B, 7C, 7D, 7J3 and 7F illustrate routing 
tables for various examples of non-contending simulta- 
neous packets routed through the six-input permutation 
engine of FIG. 4, in which the permutation engine input 
and output ports are labelled on the extreme right and 
left columns of the tables, respectively, and the destina- 
tion d of individual packets are identified at each col- 
umn of links A-G, so that the route of each packet 
through the mesh is indicated by the locations of the 
corresponding destination number from left to right in 
the drawing. 
FIGS. 8A, 8B, 8C, 8D and 8E are routing tables 
similar to those of FIGS. 7A-F, but illustrating differ- 
ent examples of non-simultaneous non-contending se- 
quential packets in the five-input permutation engine of 
FIG. 3. 
FIGS. 9A, 9B, 9C, 9D, 9E and 9F are routing tables 
like those of FIGS. 8A-E for different examples of 
non-simultaneous non-contending sequential packets, 
but for the six-input permutation engine of FIG. 4. 
FIG. 10 is a diagram of a non-block crossbar consist- 
ing of a pair of cascade complementary permutation 
engines of the type illustrated in FIG. 3, of which the 
topology of one is inverted relative to the other. 
FIGS. 11A and 11B each depict a routing table for a 
respective one of the pair of six-input cascaded permu- 
tation engines of FIG. 10, for an example of the routing 
of five simultaneous packets, of which FIG. 11A de- 
picts routing in the sorting stage and FIG. 11B depicts 
routing in the interconnection stage. 
FIGS. 11C and 11D each depict a routing table for a 
respective one of the pair of six-input cascaded permu- 
tation engines of FIG. 10, for the example of the sequen- 
tial routing of five non-simultaneous packets whose 
order of receipt is indicated by the numbers labelled 
“sequence” on the left side of FIG. 11C, of which FIG. 
11C depicts routing in the sorting stage and FIG. 11D 
depicts routing in the interconnection stage. 
FIG. 12 illustrates a controller circuit governing an 
individual 2 x 2  switch in the permutation engine of 
FIGS. 3 or 4. 
FIG. 13 illustrates a preferred packet data format 
including the packet header. 
FIG. 14 illustrates header detector logic employed in 
the header detector of FIG. 12. 
FIG. 15 illustrates an OR gate constituting routing 
logic employed in the controller circuit of FIG. 12. 
FIGS. 16A and 16B illustrate different embodiments 
of the arbitration logic employed in the controller cir- 
cuit of FIG. 12. 
when two or more packets want to route to the same 
output port; and v) highly scalable architecture. The 
crossbar of the invention operates in a bit-synchronous, 
packet-asynchronous mode (meaning incoming packets 
need only be reclocked for bit alignment but not packet 
alignment). The distributed control and switching hard- 
ware for this crossbar is simple enough to build using 
current electronic and/or optical/electrooptic technol- 
ogy. The fundamental building block of the invention is 
referred to herein as a permutation engine due to its 
ability to properly sort any permutation of destination 
addresses at the input ports by the time they reach the 
output ports. 
Overview of the System 
The present invention is embodied in a permutation 
engine which allows for any number of 1/0 ports, 
where the number of 2x2  switches is given by 
n*(n- 1)/2, for n inputs. A strictly non-blocking cross- 
bar of the invention consists of m permutation engines 
resulting in a total of m*(n*(n- 1))/2 2 x 2 switches, 
where m=n/2 for n even and m=(n+ 1)/2 for n odd. 
Permutation Engine Topology 
FIG. 3 illustrates the mesh structure of a permutation 
engine in accordance with one embodiment of the in- 
vention having five input ports 300 numbered (from the 
top) 1 through 5 in the drawing and five output ports 
310 numbered in reverse order (from the bottom) 1 
through 5 in the drawings. There are five vertical col- 
umns of links 340 labelled respectively A, B, C, D, E 
from left to right in the drawing. FIG. 4 illustrates the 
mesh structure of a permutation engine in accordance 
with another embodiment of the invention having six 
input ports 400 numbered (from the top) 1 through 6 in 
the drawing and six output ports 410 numbered in re- 
verse order (from the bottom) 1 through 6 in the draw- 
ing. There are -six vertical columns of links 440 labelled 
respectively A, B, C, D, E, F from left to right in the 
drawing. A distributed routing algorithm of the inven- 
tion is performed by respective controllers (not shown) 
at individual 2-by-2 switches 320 (FIG. 3), 420 (FIG. 4) 
of the permutation engine and dynamically routes pack- 
5,377,182 
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FIG. 17 illustrates one way of integrating the control ets through the mesh. The algorithm refers only to the 
and switchjng functions in the permutation engine of location of each switch and the destination output port 
the invention. of the packet to route the packet to the desired port 
FIG. 18 illustrates the preferred integration of the using a path which avoids blocking any other possible 
control and switching functions in respective header 5 input-to-output connection. The combination of topol- 
and data planes. ogy and routing algorithm constitutes the permutation 
engine of the invention. 
The advantages of the permutation engine of the 
invention are: i) a strictly non-blocking crossbar is real- 
FIG. 20 illustrates an alternative embodiment of the io &able regardless of the time and position order in which 
packets arrive (assuming no output port contention); ii) 
DETAILED DESCRIPTION OF THE no header modification at each switch in the mesh, 
PREFERRED EMBODIMENTS allowing for simple high-speed switching logic; iii) con- 
stant routing latency for any input to any output con- 
l5 nection for no contention routing (which is good for Introduction 
A strictly non-blocking optical crossbar network optical approaches); iv) a simple distributed routing 
topology and distributed routing algorithm is described control mechanism; and v) a highly scalable architec- 
with the following properties: i) any input can be routed ture allowing for any number of input-to-output con- 
to any output without blocking any remaining input to nections within techology constraints. 
output connections; ii) constant delay to route any input 20 
to any output; iii) a simple distributed routing control 2x2  Switch Function 
mechanism based Strictly on the desired destination (i.e. FIGS. 5A and 5B show the bypass and exchange 
Permutation of destination addresses in time and states, respectively, of a typical 2 x 2  switch 320, 420 
input position will route to the desired output port); iv) employed in the permutation engine of FIGS. 3 and 4. 
wrap-around queueing CapabW to handle blocking 25 &Y references to diagonal moves imply a 2 X 2 switch 
exchange state, while row parallel moves refer to the 
FIGS. 19A and 19B illustrate the programming con- 
nections of the inputs to the OR gate of FIG, 15 for the 
mesh topology of FIGS. 4 and 20 respectively. 
permutation engine of the invention. 
switch bypass state. Also, the term packet denotes an 
indivisible time slot of information. The routing mesh 
topology in FIGS. 3 and 4 allows any n-input to n-out- 
30 put permutation using n(n-1)/2 smart switches 320, 
420. These switches are of the type disclosed by K. M. 
Johnson et al., “Optical Interconnection Network 
Using Polarization-Based Ferroelectric Liquid Crystal 
35 Gates,” Applied Optics, Vol. 27, pp. 1727-1733, 1988. 
Such smart switches are arranged as n switch/delay 
element stages. In order to achieve constant routing 
latency, the mesh topology of FIGS. 3 and 4 is similar 
to that disclosed by Sharnir et al., “High-Efficiency 
40 Rapidly Programmable Optical Interconnections,” Ap- 
plied Optics, Vol. 26 pp. 1032-1037 but augmented with 
delay elements 330 (FIG. 3), 430 (FIG. 4) of delay equal 
to the switching time. For any possible path from input 
to output, the mesh switching latency is just nT, where 
45 n is the number of I/O ports and T is the individual 
switching time. 
Switching Protocol 
In one implementation of the invention, a constant 
50 switching latency is not needed if the data is dynami- 
cally routed through the mesh with the packer‘s header 
(the packet header being that portion of the packet 
containing the identification of the packet’s destination 
node). The purpose of using this approach is to use a 
55 very simple switch controller. The idea is that if the 
packet’s length is small (e.g. one bit), then a mesh switch 
320, 420 is held in the desired state for one bit time to 
allow the packet bit to propagate to the next stage. The 
problem with this approach is that a long packet needs 
60 to be injected into the mesh a bit at a time with addition 
of the header information to route the bit. This imple- 
mentation complicates the hardware by having to com- 
bine the header with each data bit. 
The preferred implementation is to route the header 
65 through the mesh and hold the affected switches in the 
desired states. Once the header reaches an output port 
of the permutation engine and establishes the complete 
data path to the desired output port, the entire data 
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packet can then be routed, regardless of its length, by 
maintainjng the states of the affected switches for the 
packet duration. The motivation here is to use this net- 
work to route optical data as opposed to electronic data. 
By maintaining a fned network switching latency, a 
simple fiber delay line (equal to the latency) can be used 
to store the data before piping it into the switch matrix. 
The only complication to the switch control hardware 
is that the header information must be held long enough 
to account for the network switch latency and packet 
duration. This function can be implemented through 
electronic control (such as a counter), or by proper 
definition of the protocol in defining packet boundaries. 
The protocol must incorporate a packet start bit to 
define the beginning of a data packet. If all packets are 
of equal length, an electronic counter is sufficient to 
determine the end of the packet. If packets can be of 
variable length, then a packet end bit needs to be de- 
fined in the protocol to mark this event. Due to the 
desire to route optical data and control, the packet start 
and end bits can be encoded on the first and last bits of 
the header, respectively. One way to accomplish this is 
to double the intensity of the start and end bits of the 
header and use an optical thresholding device (such as a 
self-electrooptic effect device or “SEED”) to test for 
the bit. By storing the packet’s destination output port 
number or address d in the switch controller (not 
shown) governing the 2 x 2  switch (320, 420) at the 
input port where the packet entered, all subsequent 
switches in the routing path of this packet will be 
locked until this packet has finished routing through the 
permutation engine. The purpose is to simplify the 
switch controller as much as possible to reduce the 
hardware cost, speed up the switching rate, and to per- 
mit implementation with electronics and/or electroop- 
tidoptical devices. 
Routing Algorithm for Simultaneous Packets 
The basic premise for routing is to provide a simple, 
distributed control mechanism exercised by each switch 
using only local traffic destination information and 
avoiding header modifcation. This approach allows for 
local, high-speed control of the 2 X 2 switching elements 
320, 420 for the proposed topology. Due to the high- 
speed operation of the switch controllers (not shown), 
rapid dynamic routing capability with inherent arbitra- 
tion is achieved through a multistage switching matrix. 
The routing latency penalty for using many switch 
stages is alleviated by the speed achieved from the 2 X 2 
switch control philosophy. 
Link Labelling Scheme of the Routing Algorithm 
In developing a routing algorithm for the diagonally 
oriented mesh topology of the type illustrated in FIGS. 
3 and 4, the links 340,440 between the switches 320,420 
are labeled to designate how the ifh input would route to 
the ifh output. At frrst glance it might seem appropriate 
to simply label input 1 to output 1, (for example) with 
the top row of links 340 (FIGS. 3), 440 (FIG. 4) being 
assigned a 1. The problem in using this approach, is that 
if the packet at input port 2 has as its ultimate destina- 
tion output port 2, it blocks the packet at input port 1 
from reaching any other output port except output port 
1, since the top row of switches were all set to the by- 
pass state by the packet at input 2. 
A better labelling scheme, and the one employed in 
the present invention, is to set all the switches 320,420 
to the exchange state and label the links 340, 440 ac- 
8 
cordingly. The links 340, 440 of FIGS. 3 and 4 are 
therefore numbered in this manner in the drawings. As 
can be seen in FIGS. 3 and 4, the ordering of the inputs 
ports 300,400 is reversed from that of the output ports 
5 310, 410. In this situation, for any input to reach its 
associated output, it makes diagonal moves through the 
mesh, corresponding to the exchange state of the 
switches 320, 420. A diagonal move (exchange state) is 
better than a row parallel move (bypass state), in this 
10 respect, because it does not separate the mesh into two 
mutually unconnected meshes. Hence if a packet at 
input port 2 is routed to output port 2, a packet at input 
port 1 can go to output ports 1,3,4 or 5 for the 5-input 
case of FIG. 3. 
This link labelling scheme allows for non-blocking 
routing using only the link labels to route packets and is 
a central feature of the permutation engine of the inven- 
tion. This result can be understood by reference to a 
path intersection graph for this topology with the given 
2o link labelling scheme, as illustrated in FIG. 6. Vertices 
600 in the path intersection graph correspond to a group 
of l i  connecting one input port to one output port 
(the vertices 600 being numbered 1-5 in FIG. 6A corre- 
sponding to the mesh of FIG. 3 and 1-6 in FIG. 6B 
25 corresponding to the mesh of FIG. 4). Two vertices in 
the graph are connected by an edge if their paths 610 
intersect. The degree of a vertex 600 in the graph is the 
number of edges 610 connected to the vertex, which 
3o represents the number of input-to-output paths which 
intersect the path of the vertex. For the 5 X 5 and 6 x 6 
permutation engines in FIGS. 3 and 4, the resulting path 
intersection graphs are K5 and K6, shown in FIG. 6. 
These are fully connected graphs of five and six verti- 
Basic Routing Strategy 
The next step is to use the link labels along with the 
packet’s destination output port number to actually 
40 route packets in a non-blocking manner through the 
mesh. As indicated herein above, such routing is con- 
trolled by individual controllers (not shown) governing 
respective 2 X 2 switches 320,420. As discussed above, 
the path labelling scheme provides for a K, path inter- 
45 section graph, where n is the number of I/O connec- 
tions. In FIGS. 3 and 4, the ifh labelled links defme the 
optimal path for a packet beginning at the i*h input des- 
tined for the ifh output port, and a strictly non-blocking 
strategy calls for routing packets along these optimal 
50 paths. Since a packet will not usually enter the mesh at 
its optimal path input, the fundamental rule in routing 
packets is to steer them through the mesh using the link 
labels along the way until the desired optimal path is 
intersected. Once a packet reaches its optimal path, it 
The idea of a modified bitonic sort between packets is 
now discussed as one possible routing algorithm for the 
permutation engine of the invention. A bitonic sort of 2 
m packets performs a comparison between two packets 
60 (at a 2 X 2 switch) and routes the packet with the larger 
destination address up. Thus 2 m packets sent through a 
2 m stage diagonal mesh will result in ordering the 
largest destination output at the top and the smallest 
destination output at the bottom. This scheme makes 
65 intuitive sense since the larger destination number is 
always routed up. However, it requires packets be pres- 
ented simultaneously at all the input ports to properly 
sort these packets, which is not always possible. 
l5 
35 ces. 
55 will follow it to the designated output port. 
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A better approach, and the one employed in the pre- 
ferred embodiment of the present invention, is to refer 
only to the link labels and the packet’s destination port 
in making the up/down decision at each 2 x 2 switch. If, 
for example, the optimal path from input 2 to output 2 
is followed, thcfinal’destination is output port 2. To 
reach output port 1, a packet must eventually route into 
the (destination 1) favorable region of the mesh below 
the optimal path that defines input 2 to output 2. This 
region is all of the region of FIG. 4 lying below the 
left-to-right downward diagonal path consisting of the 
those links 440 labelled “2” in the drawing of FIG. 4. A 
closer inspection of FIGS. 3 and 4 reveals that by using 
this preferred link-labelling scheme, the number of the 
up (top) output link 340, 440 of each 2 x 2  switch 320, 
420 is always larger than the number of the down (bot- 
tom) output link 340,440. By defining the magnitude of 
the difference between a 2 x 2 switch output link label 
and the desired output port number d as &p/down, an 
up/down decision is made by comparing aUp with re- 
spect to adown, where 
6,= 12x2 switch top output link label-d 1 and 
6down = I 2 X 2 switch bottom output link label-d I . 
For example, referring to FIG. 4, a packet at the 2 x 2  
switch 420A which is destined for output port 2 gives 
sup= 14-21 =2 
and 
&own= I 1-21 = 1. 
The rules for the routing algorithm in one embodiment 
of the invention are as follows: 
I@): if 6up<6down, then route the packet up; 
I@): if 6,,>6down, then route the packet down; 
10 
For each output port number, the diagonal links 340, 
440 of FIGS. 3 and 4 follow diagonal boundaries 
(dashed lines) d e f ~ g  the favorable regions for respec- 
tive ranges of packet destination addresses d. These 
5 ranges are indicated in FIGS. 3 and 4 for all of the 
diagonal boundaries. Specifically, packeth with destina- 
tion addresses d greater than a certain number assigned 
to that diagonal boundary are routed above the diago- 
nal boundary and packets with destination addresses d 
10 less than that number are routed below the diagonal 
boundary. 
Referring to FIG. 4, the numbering scheme for these 
diagonal boundaries comes about as follows. Referring 
to FIG. 4 for example, a packet destined for output 
15 ports 2 or 3, for example, must reach the 2 x 2  switch 
420E at the bottom right comer. With respect to the 
left-to-right descending dashed-line diagonal boundary 
intersecting switches 420B, 420C, 420D and 420E, the 
rules (IA-IC) require all row-parallel moves from bot- 
20 tom switch inputs on this diagonal to route up if d> 3. 
Hence any packet destined for output ports 4, 3 or 6, 
must move diagonally upward at these switches to 
allow packets destined for ports 2 or 3 to reach their 
desired destinations. With respect to the left-to-right 
25 ascending dashed-line diagonal boundary intersecting 
switches 420E and 420F, the rules (IA-IC) require all 
moves from top switch inputs on this diagonal to route 
down if d<2. So a packet destined for output port 1 
must make a diagonal move from the top input of these 
30 switches. The boundary values of 2 and 3 for these 
latter diagonal boundaries are the two output port ad- 
dresses of the switch 420E. 
With respect to the descending diagonal boundary 
intersecting the switches 420B-420E, a packet with any 
35 destination address d>3 does not have to travel along 
the coincidme: links 440 to reach its outDut. With re- 
I(C): if &p=Sdown, route the packet closer to the 
The end result of these routing rules is to arrange 
spect to the &cending diagonal bound& intersecting 
the switches 420F, 420E, a packet with any destination 
address d<2 does not have to travel along the coincid- 
coincident packets in descending order of destination 40 ing links 440 to reach its destination. (These constrain& 
desired output row. 
address d, when there is no output port contention. For 
the above example, 
&p(=2)>67 down(=1), 
hence the packet will use the bottom output of the 
switch 420A (in the absence of contention) and without 
consideration to finding a non-blocking path. The effect 
on the algoritbm of finding a non-blocking path is dis- 
cussed further below. The main point is that by follow- 
ing this decision-making scheme, a packet is eventually 
routed into its favorable region of the mesh which al- 
lows it to reach the desired output d. When a packet 
intersects its optimal path, it will follow this path to the 
desired output. 
Non-Blocking Routing Strategy 
The above methodology provides the means for si- 
multaneous packets to successfully route through the 
network using only the output port number and the link 
labels for routing decisions at each 2-by-2 switch. It still 
does not address the issues of finding a non-blocking 
path and contention resolution when two packets desire 
the same intermediate link or the same output port. 
In applying the 8up/downrules (i.e., rules I(A), I(B) and 
I(C)), a bypass switch state may be desired. Any such 
row-parallel move must be checked for possible block- 
ing of subsequent routing paths to available outputs. 
This is accomplished as follows: 
are not meaningful concerning packets arriving at the 
switch 420E and destined for output ports 1,4,5 and 6, 
since they cannot reach their desired outputs. By select- 
ing a non-blocking diagonal move in these cases, pack- 
45 ets are always routed closer to their desired outputs 
while leaving open routing channels for the remaining 
unused output ports.) 
All of the dashed-line diagonal boundaries (including 
those not overlying the right-most column of 2 x 2  
50 switches) are required to define the favorable regions 
along optimal path boundaries. The reason for this ap- 
proach is to avoid one packet blocking an optimal path 
for another packet when an alternate route for the one 
packet to its destination exists. Consequently, it is the 
55 optimal path to a given output port which defines the 
boundary of the favorable region for that output port. 
An example of a packet destined for output port d=2 
and incident on the bottom input of switch 420A in 
FIG. 4 is now discussed. The routing algorithm of 
60 Rules I(A)-(C) defined above would send this packet 
through the bottom output of switch 420A along those 
links 440 coinciding with the diagonal boundary la- 
belled “l”, since Gup>6down. But this packet does not 
need to take this path since output port 2 is above output 
65 port 1 and this diagonal defines the output port 1 bound- 
ary. In fact, setting the switch 420E to the bypass state 
would block a later packet trying to route from input 
ports 1 or 2 to output port 1. Hence, any packets along 
I -  
ll 
this diagonal boundary destined for output ports d> 1 
are not allowed to make a row-parallel move (which 
requires a switch bypass state) to this diagonal bound- 
ary. 
This rule is applied in reverse for row-parallel moves 
from the top input of a 2 x 2 switch. If a packet destined 
for output port d=3 is incident on the top input of the 
switch 420A, it in essence requests a row-parallel move 
to the top output of the switch 420A. But it is destined 
for output port 3, which is below the path defined by 
the output port 4 optimal path, so this packet should 
route down to avoid blocking packets destined for d=4, 
5 or 6 at the bottom input of the switch 420A. By substi- 
tuting the exchange state for the bypass state at the 
switch 420A, this packet moves into a favorable region 
and avoids potentially blocking a later packet whose 
optimal path is outside of this region. This rule is shown 
pictorially in FIGS. 3 and 4, and may be stated formally 
as follows: 
II(A): For any packet received at a bottom switch 
input, a bypass or row-parallel move to a link 440 
whose label number L is less than the packet’s 
destination address d is forbidden, Le., if d>L, 
with the exception for switches at the output ports 
(e.g., the switch 420E) for which a bypass is forbid- 
den if d>L+ 1; 
II(B): For any packet at a top switch input, a bypass 
or row-parallel move to a link 440 whose label 
number is greater than the destination d is forbid- 
den, Le., if d<L, with the exception for switches at 
the output ports (e.g., the switch 420E) for which a 
bypass is forbidden if d <L- 1. 
INTERMEDIATE LINK CONTENTION 
RESOLUTION 
After incorporating the non-blocking capability into 
the algorithm (for simultaneous packets), the next step is 
to address contention resolution at an intermediate 2 x 2 
switch-i.e. both inputs want the same switch output. 
Such a situation could occur, for example, if a packet at 
the top input of the switch 420A is destined for output 
port 2 (i.e., d=2) and a packet at the bottom input to the 
switch 420A is destined for output port 1 (i.e., d=l). 
Both packets are entitled (under Rule I) to use the bot- 
tom output port of the switch 420A and the bottom 
input packet is allowed (under Rule 11) to make a row- 
parallel move since it is destined for output port 1. Be- 
cause all row parallel moves are allowed only if no 
potential blocking can occur, it is in fact a requirement 
that a row parallel move-switch bypass state-must be 
allowed if either input packet is entitled under Rules I 
and I1 to such a move. Otherwise, if the exchange state 
is given priority over the bypass state, the packet requir- 
ing the row parallel move may not be able to reach its 
desired output port. In this case, the exchange state 
would block the packet destined for output port 1, but 
the bypass state does not prevent the top packet from 
ultimately reaching port 2. In fact, the packet for port 2 
would be in a similar position at the next switch, but 
now it requires the bypass state which has priority. 
Hence the rule for contention is: 
111. Whenever two packets contend for the same 
output port of an individual switch 420 under rules 
I and 11, the bypass state of that switch is given 
priority over the exchange state. 
The set of routing rules (rules 1-111) and the mesh 
topology of the type illustrated in FIGS. 3 and 4 consti- 
tute the permutation engine. 
.#* 
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Routing Examples 
A permutation engine or network has been described 
above for sorting simultaneous packets using only the 
5 packet destinations and the link labels. A few routing 
examples are in order to demonstrate this aspect of the 
permutation engine and suggest a configuration for 
routing packet-asynchronous traffic. The following 
examples exhibit the properties needed to realize a pack- 
Routing with No Output Port Contention 
FIGS. 7A-F, SA-E and 9A-F are tables illustrating 
how simultaneous and single packet traffic routes 
l5 through the permutation engine of FIG. 4 (tables of 
FIGS. 7A-F and FIGS. 9A-f) and the permutation 
engine of FIG. 3 (tables of FIGS. SA-E), with no out- 
put port contention. The left-hand column of numbers 
shown in these routing tables are the input port numbers 
2o of the permutation engine with the right-hand column 
of numbers corresponding to the output port numbers 
(which are in reverse order). FIGS. 7A-F illustrate 
several routing examples where packets enter a 6-input 
permutation engine simultaneously. These examples are 
25 mostly similar to the bitonic sort but can differ as the 
table of FIG. 7F shows. Packets 3 and 4 exchanged 
places due to the non-blocking constraints on row paral- 
lel moves but did return to their correct positions before 
3o reaching the output stage of a single permutation en- 
gine. The bitonic sort would have kept all the packets 
moving in a row parallel fashion since this algorithm 
simply arranges packets in descending order. 
In FIGS. SA-E and 9A-F, a single packet is allowed 
35 to route completely (from left to right) before a second 
packet is injected into the permutation engine. As each 
packet is routed, the switches affected by its routing 
path are held locked for the duration. This situation is 
typical of long packets amving at staggered times and 
40 demonstrates the permutation engine’s non-blocking 
potential for individual packet routing. Closer examina- 
tion of FIGS. 8 and 9, however, illustrates what hap- 
pens when packets do not enter at the optimal inputs for 
the desired outputs. In FIG. Se, the packets destined for 
45 outputs 2 and 4 do pass through a common 2 x 2 switch. 
Hence, if after routing all the packets in FIG. 8e, pack- 
ets 2 and 4 were removed from the permutation engine 
depicted in this routing table, a new packet beginning at 
input port 1 could not reach output port 2 due to the 
50 current switch settings. The problem is that the path 
intersection graph for this particular routing table is not 
a fully connected K5 graph. 
The solution (illustrated in FIG. 10) is to cascade a 
first permutation engine 1000 with a second inverted 
55 permutation engine 1010 to obtain a K5 path intersec- 
tion graph. The first permutation engine 1000 is a sort- 
ing stage while the second permutation engine 1010 is 
an interconnection stage. The second permutation en- 
gine 1010 is inverted top-to-bottom so that the output 
60 labels of the first permutation engine 1000 line up with 
the input labels of the second permutation engine 1010. 
A problem with a single permutation engine occurs 
whenever a packet destined for the i‘houtput port enters 
at the (n+ 1 -4)thinput port-i.e. it begins and ends the 
65 route at the same row position. This input to output 
condition imposes the tightest constraint on the number 
of other input to output paths a particular route will 
traverse (as can be seen in FIG. 7F). This constraint is 
10 et-asynchronous non-blocking crossbar. 
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alleviated in the dual-permutation engine architecture 
of FIG. 10, 
In FIG. 10, a packet destined for output port 1 and 
beginning at input port 5 is shown by the dashed ar- 
rows. The routing path shown in the sorting stage lo00 
is not the one ffie routing algorithm would select, but it 
illustrates the maximum possible extent of such a route 
into the first mesh. As can be seen, paths 2 and 4 are 
never crossed in the first stage or permutation engine 
lo00 but will be in the second stage 1010 due to the 
ordering of packets by the first stage 1OOO. In essence, 
the two stages l W ,  1010 perform complementary func- 
tions with sorting at the first stage lo00 and intercon- 
nection of paths at the second stage 1010. The reason 
why the two-stage configuration works may be seen in 
FIG. 10, when looking at the path from the itfirow input 
port to the i‘h row output port. Since these routes now 
correspond to the n optimal paths, the resulting path 
intersection graph is a fully connected K, graph for this 
input-to-output permutation. To achieve strictly non- 
blocking operation for any input-to-output permutation 
requires m permutation engines, where m is d 2  for n 
even and (n+ 1)/2 for n odd. 
The next issue is to address routing of partially simul- 
taneous packets. FIGS. 11A-D are tables like those of 
FIGS. 9A-F, but exhibiting two examples when up to 
five input ports of a 6-input permutation engine have 
incoming packets. The tables of FIGS. 11A and 11B 
show packet flow in a cascaded pair of 6-input permuta- 
tion engines (like the 5 input version of FIG. 10) using 
five simultaneous packets, while the routing tables of 
FIGS. 11C and 11D exhibit sequential packet routing 
with the same input traffic pattern. The order of the 
incoming packets for the sequential case is given in 
FIG. 11C by the left-hand column of numbers labelled 
“SEQUENCE in the drawing. 
As can be seen in FIGS. 11A-D, the packets were not 
completely sorted at the outputs of the first stage. The 
reason for this outcome is due to the non-blocking con- 
straints imposed on row parallel moves by the routing 
algorithm described above. In the routing table of FIG. 
11A, packets 2 , 3 , 4  and 5 were forced to move diago- 
nally upward to avoid blocking the optimal path for 
output port 1. The non-blocking constraints in conjunc- 
tion with the input position of packet 1 forced the other 
Dackets into making a “bad” move. Since the individual 
5 
10 
15 
20 
25 
30 
35 
40 
45 
switches (or more Crecisely, their controllers which are 
not illustrated in FIG. 10) only have local knowledge of 
packet traffic, there was no way of knowing the posi- 
tion of Dacket 1 to avoid this situation. conversely, if 5 0  
the last ^ input was subsequently occupied by a second 
packet destined for output port 1, this path would need 
to be left open to route it. 
This situation is avoided in the routing table of FIG. 
llb, for two reasons. First, the non-blocking constraints 
are now imposed in the opposite sense because the sec- 
ond Permutation engine is inverted. The effect is to 
offset the upshift caused by optimal path 1 with a similar 
down shift. Secondly, packet 1 is now at its optimal 
input position requiring only non-blocking diagonal 
moves to reach its desired output and so avoids the 
forced shift of Other packets. The routing tables of 
FIGS. 11C and 11D exhibit a similar effect in the rout- 
ing of the last packet destined for output port 4. In 
FIGS. 11B and llD, the packet destined for output port 
4 enters the interconnection stage at the optimal path 
input ports 5 and 6 respectively. In both cases this 
packet follows the output port 6 optimal path until 
55 
60 
65 
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intersecting the port 4 optimal path. The sigmfkance of 
this observation is that the routing algorithm selected 
this route while competing with four other packets in 
FIG. 11B and left only this route open for the packet 
destined for output port 4 in FIG. 11D (Le., the packet 
whose progress through the mesh is denoted by the trail 
of numeral 4‘s in the drawing). In both cases, the rout- 
ing algorithm sent the misrouted packet down an un- 
used optimal path (to output port 6), until the packet 
intersected the desired optimal path (to output port 4). 
The other packets were on their desired optimal paths 
after the first column of switches in the interconnection 
stage. As such, all remaining packets are “connected” to 
their desired outputs (due to the K, path intersection 
graph defmed by the optimal paths), resulting in the 
strictly non-blocking property for cascaded stages of 
permutation engines of the type illustrated in FIG. 10. 
Implementation 
The utility of the routing topology and algorithm of 
the invention arises from the generality of the routing 
capability and advantageously requires only simple 
logic to implement an actual controller for each 2 X 2 
switch 320,420 of a permutation engine of FIG. 3 or 4. 
In the foregoing description, such a switch controller 
has been alluded to as controlling the exchange and 
bypass states of an individual 2 x 2 switch 320, 420, but 
not shown or described. One preferred implementation 
directed to an all-optical data path switching node is 
now described, although the controller is not limited to 
any particular implementation. FIG. 12 illustrates a 
packet header detector and 2 x 2  switching element of 
that implementation. In the description that follows, it is 
understood that each 2 X 2 switch 420 of FIG. 4 is gov- 
erned by an individual 2 x 2 switching element 1230 of 
FIG. 12. The array of all 2 x 2  switches 420 of FIG. 4 
forms a “data plane” while the array of all switching 
elements 1230 forms an overlying “header plane”, both 
planes being illustrated in FIG. 18 which is described 
later in this specification. FIG. 13 illustrates the packet 
format for use with the apparatus of FIG. 12. 
Packet Format 
A serial packet format is suitable for packet-switched 
networks which can handle long duration packets. The 
performance of such networks is significantly enhanced 
by using buffers to avoid packet deflection from output 
port contention. For the proposed all-optical data path 
switching node, such buffering capability is not cur- 
rently available. In order to reduce the probability of 
packet contention at the output ports of a switching 
node, it is desirable to reduce the packet duration by 
paralleliziig the header, data and trailer information as 
shown in FIG. 13. For an all-optical data path network, 
this scheme is realized by using a wavelength division 
multiplexed (WDM) format where the start/stop bits, 
header, and m data words are encoded onto different 
optical wavelengths hi, h2, . . . , etc. 
By using the start and stop bits to mark the bound- 
aries of the packet, a mechanism exists to maintain the 
switch states in the permutation engine for a given 
packet length. In an optical scheme, these bits can be 
encoded as double intensity bits (as the first and last bits 
at the header wavelength) with intensity sufficient to 
enable the header detection logic. If the active part of 
the header is defined as the first n bits, a packet delay of 
n bits is necessary before inserting the packet into an 
optical n x n  switching matrix which is controlled by 
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the permutation engine. Here n is the dimension of the 
permutation engine, which corresponds to the number 
of input/output ports. This delay is the time necessary 
to parallelize the first n header bits for routing of the 
packet header through the permutation engine mesh 
The resulting header format from header detector 
1200 of FIG. 12 is an n-bit binary word having only one 
“on” bit whose position in the word corresponds to the 
output port number of the permutation engine. In this 
scheme, the starthtop bits of the undelayed packed are 
used to enable/disable detection logic 1210 of the 
header detector 1200, while the start/stop bits of the 
delayed packet are used to lock the affected switches 
320,420 (FIGS. 3 and 4) in the permutation engine until 
the packet has routed through the optical switching 
matrix. 
The format must incorporate a packet start bit to 
define the beginning of a data packet. If all packets are 
of equal length, an electronic counter is sufficient to 
determine the end of the packet. If packets can be of 
variable length, then a packet end bit need also be de- 
fined in the protocol to mark this event. By using the 
double intensity scheme for the starthtop bits, an opti- 
cal thresholding device, such as a self-electrooptic ef- 
fect device or SEED (not shown in FIG. 12), can be 
used to test for these bits. By storing the packet’s desti- 
nation output port number, d, in header register 1220 of 
FIG. 12, all subsequent 2 x 2 switches 320,420 (FIGS. 3 
and 4) in the routing path of this packet will be locked 
until this packet has finished routing through the optical 
switching matrix. Additional explanation of this mecha- 
nism is presented in the following. The object is to 
simplify the switch controller’s functionality as much as 
possible to reduce the hardware cost, speed up the 
switching rate, and allow for an implementation suited 
to electronics and/or electrooptic/optical devices. 
Header Detection Logic 
FIG. 14 illustrates a possible implementation of the 
header detector 1200 of FIG. 12 using the parallel 
packet format in FIG. 13 with a wave-division multi- 
plex (WDM) packet. A WDM packet enters the header 
detection logic 1210 in FIG. 14 and is power-split and 
bandpass filtered by a filter 1400 to recover the header 
information at wavelength Ai. The serial header is 
passed through an optical tapped delay line 1410 to 
Darallelize the header bits. Each one of the n outmts 
topology. 
- 
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The foregoing implementation provides a self-clock- 
ing mechanism using the start bit for latching of the 
packet header bits into the header register 1220. A good 
feature of this implementation is that the header detec- 
5 tion function is format-independent. Since the start bit is 
used to clock the packet header, there are no constraints 
placed on the encoding scheme of the header for fiber 
optic compatibility. Furthermore, placing the start bit at 
the same frequency as the header information avoids 
10 pulse skew problems due to fiber dispersion and allows 
for long range communications. One requirement is 
maintaining the optical power levels within certain 
limits in order to properly sense the start bit while 
avoiding spurious clocking from the header bits. One 
15 way to fulfill this requirement is to use a cascaded chain 
of optical amplifiers with intervening lossy elements to 
set the optical power level. 
If the permutation engine is to be used as a switching 
node for a larger network, it becomes necessary to 
20 incorporate a header translation stage 1470 after the 
header detection logic of FIG. 14. The function of the 
translation stage 1470 is to convert the network address 
of the packet’s destination node in the global network 
into a permutation engine output port address of the 
25 particular node at which the packet has been received. 
In essence, the address translation stage 1470 imple- 
ments the routing algorithm of the global network by 
selecting the appropriate permutation engine output in 
accordance with the desired global routing algorithm. 
30 The translation state 1470 is a lookup table with input 
coming from the header register 1220. The output of the 
lookup table of the translation stage 1470 provides the 
desired permutation engine output port number. The 
advantage of this scheme is that any encoding scheme 
35 used for the packet header can be incorporated into the 
lookup table. Hence the lookup table of the translation 
stage 1470 not only implements the global network 
routing algorithm but also provides the decoding func- 
tion without placing constraints on the header coding 
Header Plane 2 x 2 Switch Operation 
The purpose in developing the permutation engine is 
to realize a very simple switch controller. By maintain- 
45 ing a fured network switching latency, a simple fiber 
delay line (whose delay is equal to the switching la- 
tency) can be used to store the data before piping it into 
the switch matrix. The only complication to the switch 
control hardware is that the header information must be 
40 scheme. 
i415 of the tapped delay line 1410 Provides one bit of 50 held long enough to account for the network switch 
the packet’s header which is input into a detector array latency and packet duration. This function can be im- 
1420 and stored in the header register 1220. The output plemented through some form of electronic hterven- 
of the detector array 1420 is also fed into an n-input OR tion (such as a counter), or by proper definition of the 
gate 1430 controlling a flip-flop 1435 which provides a start and stop packet bits of FIG. 13. 
header detect signal HDET. BY adding an extra (n-t 1 9  55 At the left of FIG. 12, two packets are incident at the 
output tap 1417 to the tapped delay line 1410 with tap top and bottom input ports of the header detector 1200, 
delay equal to the maximum delay tap for the header including, respectively, serial headers 1 and 2 as labelled 
plus one bit time, a double intensity start bit can be used in the drawings. For eaSe of explanation, the header 
to clock the packet header into the header register 1220. format is defined such that only one bit of the header is 
By feeding the extra tap 1417 into an S SEED 1440, and 60 “on” indicating the desired permutation engine output 
setting the intensity of a reference beam illuminating an port number. As such, a 6-bit binary number (for the 
R SEED 1450 such that only the double-intensity start 6-input permutation engine of FIG. 4) is stored in the 
bit has the necessary intensity to trigger the S SEED header register 1220 indicating the desired permutation 
1440, a properly aligned clock pulse signal 1460 is gen- engine output port for each packet. In the present exam- 
erated to load the packet header bits into the header 65 ple, the packet header at the top input port of 2 x 2  
register 1220. This clock pulse is also used to hold the switching element 1230 is destined for permutation 
header detect signal HDET at the Q output of the flip- engine output port 4 while the bottom packet is destined 
flop 1435 for the duration of the packet. for output port 3. The top and bottom outputs of the 
17 
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2X 2 switching element 1220 receive the headers of the 
bottom and- top inputs, respectively, indicating that the 
permutation engine routing algorithm selected a switch 
exchange state for this example. 
As mentioned herein above, the header register 1220 
maintains the output port ID until the packet is routed 
using the undelayed header sta.rt/stop bits. The routing 
algorithm of Rules IA-IC and I1 are implemented as 
follows: At any given 2 x 2  switch 420 of the 6-input 
permutation engine of FIG. 4, packets at either top or 
bottom switch inputs having destinations d in the range 
from 1 to j - 1 require the bottom 2 X 2 switch output 
while packets having destinations d in the range from j 
to 6 require the top switch output, where l<j<6 and 
is determined by the switch's location in accordance 
with Rules IA-IC and 11. In order to determine which 
2 x 2 switch output a header requires, each routing logic 
block 1240 in FIG. 12 performs a magnitude compari- 
son between d and j, where the value of j is determined 
by the location of the 2 x 2 switching element 1230 and 
the 2 x 2 switch 420 controlled by it within the permuta- 
tion engine mesh. Due to the fact that the value of j is 
independent of the packet traffic, a very simple binary 
magnitude comparator can be realized using an OR gate 
1500 (FIG. 15) for the routing logic 1240. FIG. 15 
shows an example for the case j =4. The numbers at the 
inputs of the gate 1500 indicate a connection to the bits 
of the header reeister 1220. If bits 4, 5 or 6 from the 
18 
For the arbitration logic in FIG. 16A, the packet 
length must be kept small (e.g. one bit), so that a mesh 
switch is held in the desired state for one bit time to 
allow the packet to propagate to the next 2 x 2  switch 
5 stage. The problem With this approach is that a long 
packet needs to be injected into the mesh a bit at a time 
with addition of the header information to route the bit. 
This method not only complicates the hardware by 
having to combine the header with each data bit but 
10 may scramble the bit-ordering within the packet when 
output port contention occurs. Although the arbitration 
logic of FIG. 16B is slightly more complex, it routes the 
header through the mesh and holds the affected 
switches in the desired states. 
Once the header reaches an output port and sets the 
data path for the desired output port, the data can then 
be routed, regardless of its length, by maintaining the 
states of the affected switches for the packet duration. 
This scheme in effect operates the network in a circuit 
20 switched mode but with fmed routing latency for opti- 
cal data as opposed to electronic data. Due to the fmed 
routing latency, there are no request or acknowledge 
signals typical of a circuit network, which keeps the 
logic simple. 
With the switch state set, the arbitration logic 1250 
sets the state of two 2-to-1 multiplexers 1260 in FIG. 12. 
For the 6-input permutation engine where each bit of 
the header sDecifies one outDut wrt, each multblexer 
15 
25 
1260 is 7-bits: Six bits are neeied io route the header and 
header register 1220 are turned Output Of 30 the seventh bit is needed to route the HDET line with 
the gate 1500 is active resulting in the decision to use the the header to the next switching element. The size 
top 2 x 2 switch output. If none of these bits is on, then ofthe multiplexers 1260 can be reduced by encoding the 
U/D gate output is inactive resulting in a request to use header as a base two number the lookup table 
the bottom 2 x 2 switch output. 1470 discussed previously. 
of the data packets is performed in the 
engine of FIG. 4 and indicates the value of j for each data plane or mesh topology of 2 x 2 optical switches switch 420 in the permutation engine of FIG. 4. Using 420 of FIG. 4 in the manner illustrated in FIG. 18. ne 
FIG. 19A, the skilled worker implements Rules 1 and 11 bypass he 1 2 5 0 ~  of the arbitration logic controls not 
in the routing logic DM Of l2 by connecting to only the multiplexers 1260 of the switching element 
the inputs Of each OR gate 1500 those bits Of the corre- 40 1230 of the header plane but also the corresponding 
sponding header register 1220 whose values are j and individual switch 420 in the data plane of FIG. 18. The 
greater. bypass line 1250A transmits a single bit determining 
The two outputs from the routing logic whether the switching element 1230 and the underlying 
blocks 1240 are fed kt0 the arbitration logic block 1250 optical switch 420 are to be in the bypass state or the 
in FIG. 12. FIGS. 16A and 16B show two versions of 45 exchange state. 
the 
FIG. 19A is a simplified diagram of the permutation 35 ne 
the arbitration logic block 1250 for two modes of opera- 
tion. The version of FIG. 16A holds the switch state for Data Plane Switching Matrix Operation 
one bit time while the version of FIG. 16B will hold the TWO types of switching approaches are useful for 
switch state until the header register data is removed. In implementing the optical data plane. n e  first is to use a 
FIG. the HINY'II and HDET2 lines are used to 50 2D array of pixel elements with beam spreading and 
disable the node clock, node-clk, until both of these combining optics to realize an inner product optical 
lines are inactive. This freezes the state Of the 2 x 2  crossbar. The second approach is to build a mesh of 
switching element 1230 until both packets have tra- 2 x 2  optical switching elements where each switch 
versed this switch. Once this condition is met (meaning corresponds to one switch of the header plane. In both 
the switch is no longer in use), the node clock is enabled 55 cases the control comes from the header routing plane 
to allow routing of subsequent headers based on the using the bypass lines 1250A from the 2 x 2  switching 
states of the U/D lines. In either case, the contention elements 1230. 
resolution of the algorithm gives the bypass switch state In the first approach, each input to the crossbar is 
priority over the exchange state. Hence the functional- split n ways and connected to one column of a 2D array 
ity of the arbitration logic 1250 is that of a two-input 60 of pixel elements using a half star coupler. The n outputs 
OR gate 1600 (FIGS. 16A and B) with inputs U/D1 and from a row of the 2D pixel array are combined with a 
the bar signal of U D 2 .  When U/D1 is active, the half star coupler allowing any input to send data to any 
packet header at the top input WOT of the 2 x 2  switch output. This architecture is an n2-parallel matrix vector 
1230 requires the top output 1260T and U D 2  indicates inner product processor, where n is the number of in- 
that the packet header at the bottom input l24OB re- 65 puts and outputs. FIG. 17 shows a 4 x 4  crossbar using 
quires the top output 1260T. In FIG. 12, U/Dl and the this approach. 
bar signal of U D 2  are both inactive so that the ex- The drawbacks associated with this approach are 
change state of the switch results. threefold. First of all is the l/n2 power loss associated 
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with the fan-out and fan-in operations due to the half 
star couplers. The net power loss is l/n for such a con- 
struct. To get around this problem, semiconductor opti- 
cal amplifiers can be used for the pixel elements to com- 
pensate for this loss. But this approach requires n ampli- 
fiers with twic2 as many fiber pigtails. Although this 
approach is workable, it is relatively expensive at a cost 
of several thousand dollars per amplifiedpigtail combi- 
nation. 
Secondly, this approach does not provide a mecha- 
nism for setting the output optical power levels. While 
the optical amplifiers can boost the optical signal 
power, an external automatic gain control (AGC) 
mechanism is needed to set the signal power with cer- 
tain limits. Without the AGC function such a crossbar 
would not be well suited to a MIN configuration due to 
the need to cascade multiple crossbars. 
Finally, there are two control strategies which can be 
used for an n-input to n-output crossbar of this configu- 
ration. In the first approach, a total of n2 control lines 
are needed-one for each pixel element. The timing for 
this scheme is simple but it requires a mapping of the 
bypass lines l250A from the m*n*(n-1)/2 2x2 
switches in the header plane to the n2 pixel elements in 
the data plane. This scheme becomes unwieldy for large 
values of n. In the second approach, shown in FIG. 17, 
2 n control lines are used where n of the lines are used 
to select the source input port and the remaining n lines 
select the desired output port. This configuration is 
complicated by the fact that a common group of control 
lines are used for setting pixel elements and requires 
time multiplexing of the control signals for configuring 
the individual pixel elements. The timing logic is further 
complicated by the fact that the permutation engine is 
designed to work with packet asynchronous data traf- 
fic. Consequently, this crossbar topology is not well- 
suited to the permutation engine controller, although it 
could be a possible implementation of the invention. 
In the second approach, which is the preferred one, a 
mesh topology of 2 x 2 optical switches 420 constituting 
the data plane is mated via the bypass lines 1250A to the 
header plane as shown in FIG. 18. The advantages of 
this approach are as follows: i) use of a planar topology 
suitable for integrated optic design; ii) optical signal 
regeneration; and iii) compatibility with the permuta- 
tion engine controller. By building an optoelectronic 
integrated circuit (OEIC), 2 x 2 optical switches can be 
realized using semiconductor amplifiers with fiber pig- 
tailing required only at the input and output stages of 
switches. Connections between intervening stages of 
switches are through integrated optic waveguides, 
thereby reducing the number of pigtads from 2 n2 to 2n. 
These 2 X 2 switches are directly controlled by the by- 
pass lines 1250A from the header plane 2 x 2  switches 
with no overhead cost to the controller logic. Further- 
more, by cascading stages of amplifiers and loss ele- 
ments, an optical regeneration scheme is realized. Here 
the gain comes from amplification in a 2 x 2 switch with 
the loss resulting from coupling and waveguide losses 
between switches. The time average optical power is set 
by the amount of loss between amplifier stages. The 
basic idea is that the signal level builds up to the level 
where saturation effects in the amplifiers reduce their 
gain to just offset the loss between stages. 
Cylindrical Permutation Engine 
Returning again to the example of FIG. 4, a more 
robust permutation engine can be made by wrapping 
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the topology about an axis parallel to the general direc- 
tion of packet flow therethrough, so that each of the 
delay elements 430 on the top of FIG. 4 coincides with 
a delay element 430 at the bottom of FIG. 4, and then 
replacing each pair of coinciding delay elements 430 by 
a single 2 x 2  switch 420’, to produce the cylindrical- 
topology permutation engine illustrated in FIG. 20. 
However, Rule I as stated herein previously must be 
modified to properly route the packets through the 
permutation engine topology of FIG. 20. This is be- 
cause the definition of Rule I applicable to the permuta- 
tion engine mesh topology of FIG. 4 relied upon the 
delay elements 430 to “reflect” packets away from the 
edge and back toward the center of the mesh, allowing 
some packets to be switched initially in directions away 
from their destination output ports. With the removal of 
the “reflecting” delay elements in the cylindrical topol- 
ogy of FIG. 20, Rule I must be modified so that each 
switching decision tends to route a packet more directly 
toward its destination output port. Otherwise, some 
packets may tend to travel more around the circumfer- 
ence of the cylindrical topology of FIG. 20 rather than 
along the desired direction. The modification to Rule I 
required to properly route packets in the cylindrical 
embodiment of FIG. 20 is defined in FIG. 19B. FIG. 
19B indicates which outputs of the header register 1220 
are applied to the input of the OR gate 1500 in the 
routing logic 1240 of FIG. 12 for each 2 x 2 switch 420. 
While the invention has been described with refer- 
ence to embodiments employing only 2 x 2  switches 
(320 or 420), the invention may also be implemented 
using other types of exchange switches (e.g., 4 ~ 4 , 8  X 8, 
etc.). Specifically, the routing mesh topology of FIG. 4 
for example may be only a single plane of a permutation 
engine having many routing topology planes identical 
to that of FIG. 4. While the interconnections within a 
given plane are through the two input and two output 
ports of each switch 420 illustrated in FIG. 4, connec- 
tions between planes are made through additional pairs 
of input and output ports (not shown) of each switch 
420. For example, if two planes are employed, then each 
switch 420 is a 4 x 4  switch. 
While the invention has been described in detail by 
specific reference to preferred embodiments, it is under- 
stood that variations and modifications thereof may be 
made without departing from the true spirit and scope 
of the invention. 
What is claimed is: 
1. An NX N crossbar for routing packets from a set of 
N input ports to a set of N output ports, each packet 
having a header identifying one of said output ports as 
its destination, comprising: 
a plurality of individual links which carry individual 
packets, each link having a link input end and a link 
output end; 
a plurality of switches, each of said switches having 
at least top and bottom switch inputs connected to 
a corresponding pair of said link output ends and 
top and bottom switch outputs connected to a cor- 
responding pair of link input ends, wherein each 
switch is connected to four different links and 
wherein different outputs of each one of at least 
some of said switches are connected through re- 
spective links to inputs of different switches, each 
of said switches having an exchange state which 
routes packets from said top and bottom switch 
inputs to said bottom and top switch outputs, re- 
spectively, and a bypass state which routes packets 
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from said top and bottom switch inputs to said top 
and bottom switch outputs, respectively; and 
a plurality of individual controller means governing 
respective ones of said switches for sensing from a 
header of a packet at each switch input the identity 
of the destination output port of the packet and 
selecting one of said exchange and bypass states as 
a function of the identity of said destination output 
port and as a function of the location of the corre- 
sponding switch relative to said destination output 
port. 
2. The crossbar of claim 1 wherein said plurality of 
individual links are connected between nearest neigh- 
bors of said switches, and wherein none of said links 
overlaps any others of said links. 
3. The crossbar of claim 1 wherein said controller 
means comprises means for selecting an exchange state 
whenever the packets at the switch inputs would not be 
precluded from reaching their destination output ports 
by setting the switch to said exchange state. 
4. The crossbar of claim 3 wherein said N input ports 
are those of said link input ends not connected to 
switches and constituting one end of said crossbar and 
said N output ports are those of said link output ends not 
connected to switches and constituting another end of 
said crossbar. 
5. The crossbar of claim 4 wherein said controller 
means comprises: 
means for associating said output ports with a set of 
consecutive numbers; 
means for associating each of said links with the num- 
ber of the output port in the direct path thereof as 
a link label; 
means for determining a first value equal to the abso- 
lute value of the difference between the link label 
corresponding to the top switch output and the 
number of the destination output port of a particu- 
lar packet at an input port of the switch, and a 
second value equal to the absolute value of the 
difference between the link label corresponding to 
the bottom switch output and said number of said 
destination output port of said particular packet; 
first routing means for routing said particular packet 
to said top switch output if said first value is less 
than said second value and for routing said particu- 
lar packet to said bottom switch output if said sec- 
ond value is less than said first value. 
6. The crossbar of claim 5 wherein said controller 
second routing means for forbidding a switch bypass 
state if the packet is at the bottom switch input and 
said destination number is greater than the link 
label corresponding to the bottom switch output 
and for forbidding a switch bypass state if the 
packet is at the top switch input and said destina- 
tion number is less than the link label correspond- 
ing to the top switch input. 
means further comprises: 
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7. The crossbar of claim -6 wherein said means for 
selecting further comprises means for forbidding the 
exchange state of said switch if packets at said top and 60 
bottom switch inputs cause said first and second routing 
means to select the same switch output for both packets 
22 
ating an up signal upon a match and a down signal 
otherwise for each of said packets and means for select- 
ing said exchange state unless there are two up signals 
or two down signals. 
9. The crossbar of claim 8 further comprising means 
for holding each of said switches in one of said ex- 
change and bypass states selected by the controller 
means thereof while a packet traverses said crossbar. 
10. The crossbar of claim 1 wherein said links are 
characterized by a delay along the lengths thereof and 
wherein said switches are characterized by a delay 
therethrough. 
11. The crossbar of claim 10 wherein said plurality of 
links form a planar mesh having top and bottom edges, 
said crossbar further comprising delay elements each 
having the same delay as said switches, each delay ele- 
ment connecting a link input end to a link output end at 
a corresponding edge of said mesh. 
12. The crossbar of claim 11 wherein each of said 
links lies along a diagonal path and wherein said 
switches and said delay elements lie at points of inter- 
section of different diagonal paths. 
13. The crossbar of claim 1 wherein said plurality of 
links correspond to a cylindrical wrap-around topol- 
ogy- 
14. A non-blocking crossbar, comprising at least a 
pair of cascaded permutation engines, each of said per- 
mutation engines comprising an NXN crossbar for 
routing packets from a set of N input ports to a set of N 
output ports, each packet having a header identifying 
one of said output ports as its destination, comprising: 
a plurality of individual links which carry individual 
packets, each link having a link input end and a link 
output end; 
a plurality of switches, each of said switches having 
at least top and bottom switch inputs connected to 
a corresponding pair of said link output ends and 
top and bottom switch outputs connected to a cor- 
responding pair of link input ends, wherein each 
switch is connected to four different links &d 
wherein different outputs of each one of at least 
some of said switches are connected through re- 
spective links to inputs of different switches, each 
of said switches having an exchange state which 
routes packets from said top and bottom switch 
inputs to said bottom and top switch outputs, re- 
spectively, and a bypass state which routes packets 
from said top and bottom switch inputs to said top 
and bottom switch outputs, respectively; and 
a plurality of individual controller means governing 
respective ones of said switches for sensing from a 
header of a packet at each switch input the identity 
of the destination output port of the packet and 
selecting one of said exchange and bypass states as 
a function of the identity of said destination output 
port and as a function of the location of the corre- 
sponding switch relative to said destination output 
port, wherein the output ports of one of said per- 
mutation engines is connected to respective ones of 
the input ports of the other of said permutation 
engines. 
15. The non-blocking crossbar of claim 14 wherein 
contemporaneously. 
8. The crossbar of claim 7 wherein said controller 
means comprises means for comparing said destination 65 said links overlaps any others of said links. 
output port number of a packet at each of said top and 
bottom switch inputs with a predetermined set of num- 
bers prescribed for the particular switch and for gener- 
said plurality of individual links are connected between 
nearest neighbors of said switches, and wherein none of 
16. The non-blocking crossbar of claim 14 wherein 
said controller means comprises means for selecting an 
exchange state whenever the packets at the switch in- 
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puts would not be precluded from reaching their desti- 
nation output ports by setting the switch to said ex- 
change state. 
17. The non-blocking crossbar of claim 16 wherein 
said N input ports are those of said link input ends not 5 
connected to sstches and constituting one end of said 
crossbar and said N output ports are those of said link 
output ends not connected to switches and constituting 
another end of said crossbar. 
said controller means comprises: 
label corresponding to the bottom switch output 
and for forbidding a switch bypass state if the 
packet is at the top switch input and said destina- 
tion number is less than the link label correspond- 
ing to the top switch input. 
21. The non-blocking crossbar of claim 20 wherein 
said controller means further comprises means for for- 
bidding the exchange state of said switch if packets at 
said top and bottom switch inputs cause said first and 
18. The non-blocking crossbar of claim 17 wherein 10 second routing means to select the same switch output 
for both packets contemporaneously. 
means for associating said output ports with a set of 22. The non-blocking crossbar of claim 21 wherein 
consecutive numbers; said controller means comprises means for comparing 
means for associating each of said links with the num- said destination output port number of a packet at each 
ber of the output port in the direct path thereof as 15 of said top and bottom switch inputs with a predeter- 
a link label; mined set of numbers prescribed for the particular 
means for determining a first value equal to the abso- switch and for generating an up signal upon a match and 
lute value of the difference between the link label a down signal otherwise for each of said packets and 
corresponding to the top switch output and the means for selecting said exchange state unless there are 
number of the destination output port of a particu- 20 two up signals or two down sign&. 
lar packet at an input port of the switch, and a 23. The crossbar of claim 22 further comprising 
second value equal to the absolute value of the means for holding each of said switches in one of said 
difference between the link label corresponding to exchange and bypass states selected by the controller 
the bottom switch output and said number of said means thereof while a packet traverses said crossbar. 
destination output port of said particular packet; 24. The non-blocking crossbar of claim 14 wherein 
first routing means for routing said particular packet said links are characterized by a uniform delay along the 
to said top switch output if said first value is less lengths thereof and wherein said switches are charac- 
than said second value and for routing said particu- terized by a uniform delay therethrough. 
lar packet to said bottom switch output if said sec- 25. The non-blocking crossbar of claim 24 wherein 
ond value is less than said first value. 30 said plurality of links form a planar mesh having top and 
19. The non-blocking crossbar of claim 18 wherein bottom edges, said crossbar further comprising delay 
one of said permutation engines is inverted with respect elements each having the same delay as said switches, 
to the other wherein said top and bottom switch inputs each delay element connecting a link input end to a link 
of one are reversed relative to the other and the num- output end at a corresponding edge of said mesh. 
bering of said output ports is reversed relative to the 35 26. The non-blocking crossbar of claim 25 wherein 
other. each of said links lies along a diagonal path and wherein 
20. The non-blocking crossbar of claim 18 wherein said switches and said delay elements lie at points of 
said controller means further comprises: intersection of different diagonal paths. 
second routing means for forbidding a switch bypass 27. The non-blocking crossbar of claim 14 wherein 
25 
state if the packet is at the bottom switch input and 40 said links form a wrap-around topology. 
said destination number is greater than the link * * * * *  
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